

10




FIG. 1

22

23 —

Define intermediate states that initial sequence of bits is to be transformed into

24 —

Define control configuration bits for transforming initial sequence into intermediate states

FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 4A




FIG. 4B




FIG. 5

60




FIG. 6




FIG. 7A




FIG. 7B

70

Divide the bits of each register into two groups
each going to separate destination registers using
two CROSS instruction sequences

71

Put the two groups of bits of each register into the
respective destination register

72

Perform CROSS instruction sequences to perform
permutations on bits in each destination register

FIG. 8A




FIG. 8B




FIG. 9A




FIG. 9B

100




FIG. 10A

110




FIG. 10B




FIG. 11




FIG. 12A




FIG. 12B